Zerlon Semi › Programs › Physical Design
Physical Design Training — Floorplan to Tape-Out Certification Program
Master the complete Physical Design flow — Floorplanning, Placement, CTS, Routing, STA, DRC/LVS Signoff — using Cadence Innovus, Synopsys ICC2 and Mentor Calibre. The exact skills every PD engineer needs.
★★★★★4.9Google
★★★★★4.8JustDial
★★★★★4.9Trustpilot
1,200+ Reviews
Next Cohort29 June 2025
Admission Deadline25 June 2025
Seats Available⚡ Only 10 Left
250+ Students Trained
92% Placement Rate
₹8.6L Avg Package
150+ Hiring Partners
Book Your Free Slot
Speak to a PD expert · personalised roadmap · callback in 2 hrs
🎁 Free Welcome Kit on Enrollment
No Spam · No Obligation · 100% Confidential
🎁
Enroll & get Free Welcome Kit — PD eBook + 200 Q&A + Tool Guide + Salary Report 2025
92%Placement Rate
₹8.6LAvg Package
150+Companies
9+Years Excellence
250+PD Students
92%Placement Rate
8.6LAvg Package
150+Hiring Partners
🏗️ Core Highlights
Core USPs of This Physical Design Program
Everything that makes Zerlon Semi's PD course the preferred choice for semiconductor layout engineers.
🏗️
Full PD Flow
Floorplan → Placement → CTS → Routing → STA → DRC/LVS Signoff — the complete physical design flow.
🛠️
Industry EDA Tools
Cadence Innovus, Synopsys ICC2, Primetime STA, Mentor Calibre — production tools used in top fabs worldwide.
🏭
Real Chip Tape-Out Projects
3 complete PD projects — RTL-to-GDS tape-out flows — portfolio-ready for semiconductor interviews.
🔄
Hybrid Learning Mode
Weekday live sessions + weekend Bangalore offline lab. Lifetime recordings included.
📜
Industry Certificate
Zerlon Semi PD Expert Certificate — recognized by 150+ semiconductor hiring partners.
🤝
92% Placement Rate
Highest placement rate for Physical Design programs in India — verified alumni on LinkedIn.
📖 Course Overview
PD Course Overview
Master the complete Physical Design ASIC flow — from RTL netlist to GDS tape-out — covering floorplanning, power planning, placement, clock tree synthesis, routing, timing closure, and DRC/LVS signoff using Cadence Innovus, Synopsys ICC2 and Mentor Calibre.
What is Physical Design?▼
Physical Design (PD/Layout) engineers convert verified RTL netlists into GDS layout files for tape-out at semiconductor fabs. This course covers the complete ASIC PD flow using Cadence Innovus and Synopsys ICC2 — the tools on every PD job description in India and globally.
Why Choose Zerlon Semi for PD?▼
We use Cadence Innovus, Synopsys ICC2, Primetime STA and Mentor Calibre — the same EDA tools used at TSMC, Samsung Foundry and top fabless companies globally.
What will I learn?▼
Floorplanning, power planning, placement optimization, clock tree synthesis, global/detailed routing, timing closure (STA), signal integrity, IR drop analysis, DRC/LVS signoff and RTL-to-GDS tape-out flow.
Salary expectations?▼
PD Engineer India: ₹5L–₹28L. 2024 batch average: ₹8.6 LPA. Senior PD/Lead: ₹20L–₹40L. Global opportunities: Singapore, Taiwan, USA.
What certifications?▼
Zerlon Semi PD Expert Certificate — QR-code verifiable, recognized by 100+ semiconductor hiring partners including Qualcomm, Intel CDG and Samsung.
Duration4–6 Months
ModeOnline + Offline (Hybrid)
Batch SizeLimited — 20 Students
EDA ToolsInnovus · ICC2 · Calibre · PT
MentorsEx-Qualcomm · Intel · Samsung
Next Batch29 June 2025 — 10 Seats Left
CertificateZerlon Semi PD Expert
🧠 Skills You Will Master
PD Skills You Will Master
Skills demanded by every semiconductor company's PD hiring team — from India to global SoC companies.
Floorplanning & Power Planning
Placement — Standard Cell & Macro
Clock Tree Synthesis (CTS)
Global & Detailed Routing
Static Timing Analysis (STA)
Timing Closure & ECO Flows
IR Drop & EM Analysis
Signal Integrity — Crosstalk, Noise
DRC / LVS Signoff
Cadence Innovus
Synopsys ICC2 & PrimeTime
Mentor Calibre DRC/LVS
🔧 Tools You Will Learn
Tools You Will Learn & Use
Production-licensed EDA tools — same as used at Qualcomm, Samsung and TSMC PD teams.
Cadence Innovus
PnR Tool
Synopsys ICC2
PnR Tool
PrimeTime STA
Timing Analysis
Mentor Calibre
DRC/LVS
SpyGlass
Lint / CDC
Synopsys DC
Synthesis
Python/TCL
Automation
Git/Linux
Dev Env
🎁 Unrivalled Offerings
Offerings & Value of This PD Program
Every resource, tool and career support bundled into your enrollment — nothing hidden.
Most Valued
🏭
Licensed EDA Tool Access
Full Cadence Innovus, Synopsys ICC2, PrimeTime & Mentor Calibre access during and after the course.
📹
Lifetime Session Recordings
Every class recorded — revisit any PD topic anytime. No expiry.
📁
3 Tape-Out Project Portfolio
RTL-to-GDS chip projects ready for your resume and GitHub — the exact work PD interviewers ask about.
📄
Resume & LinkedIn Review
ATS-optimized PD resume tailored for semiconductor hiring rounds.
🎤
10 Mock Interview Rounds
Technical PD + HR practice with real engineers. Recorded for self-review.
🤝
Direct Referrals — 150+ Companies
Personal introductions to HR at top semiconductor companies hiring PD engineers.
📖
PD eBook & Study Materials
200+ PD interview Q&A, reference guides, timing closure cheat sheets — yours forever.
🎓
Zerlon Semi PD Certificate
Industry-recognized PD Expert certification verified by semiconductor hiring partners.
📚 Curriculum
Physical Design Course Curriculum
Structured modules covering the complete PD flow — matching real hiring requirements at semiconductor companies.
Module 01
ASIC Design Flow & Floorplanning
ASIC Design Flow Overview (RTL to GDS)Netlist Import & Technology SetupDie Area Estimation & UtilizationMacro Placement & I/O PlanningPower Domain Definition (UPF/CPF)
Module 02
Power Planning & Standard Cell Placement
Power Mesh & Ring DesignIR Drop Analysis & OptimizationStandard Cell Placement FlowCongestion Analysis & OptimizationScan Chain Reordering
Module 03
Clock Tree Synthesis (CTS)
CTS Goals: Skew, Latency, Insertion DelayH-Tree & Balanced Tree TopologiesCTS Exceptions: Ignore, Float, Skew GroupsPost-CTS Optimization (iECO)Multi-Clock & Multi-Voltage CTS
Module 04
Routing & Signal Integrity
Global Routing & Track AssignmentDetailed Routing & DRC FixingCrosstalk Analysis — Glitch & Delta DelayElectromigration (EM) AnalysisFiller Cell & Metal Fill Insertion
Module 05
Static Timing Analysis & Timing Closure
Setup & Hold Timing AnalysisMMMC — Multi-Mode Multi-Corner AnalysisECO Flows — Timing & FunctionalSynopsys PrimeTime STATiming Closure Strategies
Module 06
DRC/LVS Signoff & RTL-to-GDS Tape-Out
DRC Signoff with Mentor CalibreLVS Verification FlowGDS Merge & Tape-Out ChecklistFull RTL-to-GDS Industry ProjectPD Interview Preparation
🚀 Live Industry Projects
Live Industry PD Projects
Portfolio-ready tape-out projects using production tools — exactly what PD interviewers want to see.
Project 01Intermediate32-bit RISC CPU Physical Design
Complete PnR flow for a 32-bit RISC core — floorplan to DRC-clean GDS using Cadence Innovus.
Cadence InnovusPrimeTimeCalibre
Project 02AdvancedMulti-Voltage SoC PD
Multi-power domain SoC tape-out with full CTS, timing closure and ECO flows using Synopsys ICC2 and PrimeTime.
Synopsys ICC2PrimeTimeSpyGlass
Project 03ExpertFinFET Node PD Signoff
Physical design and DRC/LVS signoff at an advanced FinFET node — Calibre DRC, LVS and GDS tape-out simulation.
Mentor CalibreICC2Python
🎁 Free Welcome Kit Included
Register Now & Get Free Welcome Kit
Join India's top Physical Design training program — Innovus + ICC2 + Calibre by Zerlon Semi.
📗 PD eBook (220+ pages)
📝 200 PD Interview Q&A PDF
🔧 Cadence Innovus Setup Guide
📊 VLSI Salary Report 2025
🎥 Floorplan Crash Course (2 hrs)
92%
Placed
₹8.6L
Avg Package
250+
Students
📋 Enroll & Claim Free Welcome Kit
Takes 60 seconds · No obligation · Counsellor calls within 2 hrs
No spam · 100% confidential · Call within 2 hrs
💡 Why Choose Us
Why Choose Zerlon Semi's PD Course?
🏗️
Full PnR + STA + Signoff Coverage
Complete PD methodology — Innovus + ICC2 + PrimeTime + Calibre — in one course.
👨🏫
Active PD Industry Mentors
Professionals from Qualcomm, Samsung and Intel PD teams teaching real tape-out flows.
📈
92% Placement Rate
Highest placement rate for PD programs in India — verified alumni on LinkedIn.
🏭
Real RTL-to-GDS Projects
AXI SoC and RISC CPU tape-out projects that PD interviewers specifically ask about.
🤝
150+ Hiring Partner Network
Direct referrals to every major semiconductor company hiring PD engineers in India.
🏆
Industry PD Certificate
Recognized by 100+ semiconductor hiring partners — shortlists your resume faster.
📊 Market Opportunity
Why Choose Physical Design Engineering Now?
PD Engineer Salary Range in India
₹5L – ₹40L
Batch 2024 Average: ₹8.6 LPA
$52B
India Semi Push
India government's $52B semiconductor incentive creating massive PD demand through 2030.
₹8.6L
Avg Starting Package
Zerlon Semi Batch 2024 average starting package for PD graduates.
🏢 Hiring Companies
⚡
Qualcomm🔷
Intel CDG🌀
Cadence🔶
Synopsys📱
MediaTek🔵
Samsung Semi⭕
ARM Ltd🟠
Broadcom🟣
Marvell Tech🟢
Texas Instruments🔴
NXP Semi⚫
NVIDIA👤 Who Should Join
Who Should Do This PD Program?
Designed for ECE/EEE backgrounds — anyone wanting to enter semiconductor physical design roles.
01
ECE / EEE Fresh Graduates
B.E/B.Tech looking to enter semiconductor PD roles
02
M.Tech / M.E Students
Postgraduates wanting core VLSI layout roles
03
RTL / DV Engineers
Design engineers adding physical implementation skills
04
Working IT/Software Professionals
Software engineers switching to semiconductor PD
05
Embedded Systems Engineers
Firmware engineers upgrading to chip-level PD flows
06
VLSI Career Changers
Engineers passionate about PD seeking a structured path
📜 Certification
PD Expert Certification
Zerlon Semi Physical Design Expert Certificate — co-validated by 150+ semiconductor hiring partners.
What This Certificate Unlocks
🏢
Globally Recognized PD Certification
150+ semiconductor companies recognize our PD certification — gets your resume shortlisted faster.
💼
Complete Career Support
LinkedIn PD Expert badge + placement support until hired at a semiconductor company.
📈
Salary Leverage
Certified PD engineers command 50–100% higher starting packages vs uncertified candidates.
🌐
QR Code Verifiable
Unique certificate ID verifiable online — employers confirm authenticity instantly.
🚀 Career Paths
What Can You Become?
Top career opportunities after completing the PD Expert certification at Zerlon Semi:
🎓
For Freshers
Starting ₹5–9L CTC
- Physical Design Engineer – Trainee
- ASIC Layout Engineer
- PnR Engineer – Entry Level
- Timing Analysis Engineer
🏅
For Experienced Professionals
₹15–40L CTC
- Senior PD Engineer
- PD Lead / Architect
- SoC Physical Integration Engineer
- Tape-Out Engineer
💰 Course Fee
Physical Design Fee Structure
Flexible payment options — EMI at 0% interest. Enroll before 25 June 2025 for 10% early bird discount.
Online Only
PD — Online Program
₹75,000
₹57,999
or ₹5,800/month EMI
- Live Online Sessions
- Remote EDA Tool Access (Innovus/ICC2)
- 3 RTL-to-GDS Projects
- Lifetime Recordings
- PD eBook + Interview Q&A
- 5 Mock Interview Rounds
- Resume & LinkedIn Support
- Zerlon Semi PD Certificate
Most Popular
PD — Hybrid Program
₹95,000
₹72,999
or ₹7,300/month EMI
- Everything in Online +
- Weekend Offline Lab (Bangalore)
- Licensed EDA Tools On-Site
- In-Person PD Mentoring
- 10 Mock Interview Rounds
- Direct Company Referrals
- Calibre DRC/LVS Lab Access
- Lifetime Alumni Network
Easy EMI Available
4 Months EMI₹18,250/mo
6 Months EMI₹12,167/mo
9 Months EMI₹8,111/mo
Bank / Bajaj Finserv0% Interest
Avail Scholarship — Up to 30%
Merit-based scholarships for deserving students. Book free counselling to check eligibility.
Check Scholarship →📋 How to Join
Simple Admission Process
Enrolled in under 48 hours — 4 simple steps.
01
Fill the Form
Register — 2 minutes, free.
02
Counselling Call
Free 1:1 with PD expert within 2 hrs.
03
Aptitude Test
Short 20-min screening.
04
Secure Seat
Pay, get welcome kit, start learning!
⏰ Application Deadline
Upcoming Batch Deadline
Next Batch — Limited to 20 Seats
Application Closes: 25 June 2025
Only 10 seats remaining — most popular batch, fills fastest.
33Days
09Hours
42Mins
00Secs
💼 Alumni Placed At
Our PD Alumni Work at Top Companies
2,000+ Zerlon Semi alumni placed across India's leading semiconductor companies.
🏆 Why Zerlon Semi
Why Learners Choose Us Over the Rest
✓ Zerlon Semi
✓Licensed Cadence Innovus, Synopsys ICC2, Calibre & PrimeTime
✓Mentors actively working at PD semiconductor companies
✓Real RTL-to-GDS tape-out projects
✓Offline PD lab in Bangalore with licensed tools
✓92% placement rate — verified alumni on LinkedIn
✓Direct referrals to 150+ semiconductor companies
✓Placement support post-course until you are placed
✓Industry-recognized PD Expert certification
✗ Typical Platforms
✗Only free/academic tools — no Innovus or ICC2
✗Retired instructors without current PD experience
✗Generic exercises not connected to real tape-out flows
✗No Calibre DRC/LVS coverage
✗No verifiable PD placement statistics
✗No hiring partner network or referrals
✗Support ends when course ends
✗Certificates not recognized by VLSI recruiters
🚀 Career Support
Dedicated Career Services by Zerlon Semi
We don't just train you — we stay with you until that PD offer letter is in your hands.
1
Resume & Portfolio Building
ATS-optimized PD resume with tape-out projects highlighted. LinkedIn optimized for PD recruiter searches.
2
Technical Mock Interviews
10 recorded mock interviews with real PD engineers. Targeted to your dream companies.
3
HR & Soft Skills Rounds
Behavioral coaching, GD practice and offer negotiation guidance for PD roles.
4
Direct Company Referrals
Personal introductions to HR at 150+ semiconductor partner companies hiring PD engineers.
5
Job Application Tracking
Our placement team tracks PD applications and follows up with companies on your behalf.
6
Lifetime Alumni Network
2,000+ engineer alumni community for PD job leads, mentoring and continuous career growth.
🌟 Success Stories
Success Stories from Our PD Learners
Karthik S
PD Engineer
Product Company
PackageB.E EEE → ₹15L
"The Physical Design training at Zerlon gave me strong fundamentals and practical exposure. The project training made my profile stand out during interviews."
Dinesh Murthy
PD Engineer
Product Company
PackageB.Tech → ₹20L
"Zerlon’s industry-oriented training and real-time examples helped me transition from basics to advanced concepts. I secured a role in a product company with a good package."
Kiran Hegde
Engineer II
Service Company
PackageB.E EEE→ ₹10L
"I had no prior exposure to VLSI. Zerlon helped me build a strong foundation and get placed in a product company"
💬 Student Reviews
Testimonials from Our Students
★★★★★
"The Physical Design training at Zerlon gave me exposure to real design flows. I especially liked the way concepts were connected to actual industry scenarios. The project training helped me understand how backend teams work. This experience helped me secure a role in a product company.”
Physical Design
Product Company
Verified Alumni★★★★★
"I joined Zerlon for Physical Design and found the training very practical. The concepts were explained with real-world examples, which made learning easier."
Physical Design
Service Company
Verified Alumni★★★★★
"I joined Zerlon for Physical Design and found the training very practical. The concepts were explained with real-world examples, which made learning easier."
Physical Design
Service Company
Verified Alumni❓ FAQ
Frequently Asked Questions
Who should do this PD course?▼
Any ECE/EEE graduate wanting to enter semiconductor physical design. Prerequisites: basic Verilog/digital logic and some RTL design exposure.
Which PD tools will I use?▼
Cadence Innovus (PnR), Synopsys ICC2 (PnR), PrimeTime (STA), Mentor Calibre (DRC/LVS), SpyGlass — exact tools used at Qualcomm, Samsung and Intel PD teams.
What is the placement support?▼
92% placement rate with resume support, 10 mock interviews and direct referrals to 150+ semiconductor companies. Support continues until placed.
What are fees and EMI options?▼
Online ₹57,999 / Hybrid ₹72,999. EMI at 0% via banks and Bajaj Finserv. Scholarships up to 30%.
How long is the PD course?▼
4–6 months. Weekend hybrid batch takes 6 months; weekday online batch takes 4–5 months.
Is prior PD knowledge required?▼
Basic Verilog and digital logic knowledge recommended. We start from ASIC flow fundamentals — no prior PD experience needed.
⚡ Next Batch — Only 10 Seats Left
Start Your Physical Design
Career Today
Join 2,000+ engineers who chose Zerlon Semi to launch their semiconductor careers. Register now and get your Free Welcome Kit instantly.
Call: +91 70266 33266 · Free counselling Mon & Wed · 3 PM IST
